Skip to content
Snippets Groups Projects
Commit 03469832 authored by Wolfgang Denk's avatar Wolfgang Denk
Browse files

Fix a HW timing issue on 8548 CDS for eTSEC 3 in RGMII mode 

Patch by Andy Fleming, 14 Jun 2005
parent d8169c9f
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
CHANGELOG
+ 3
− 0
View file @ 03469832
......@@ -2,6 +2,9 @@
Changes since U-Boot 1.1.4:
======================================================================
* Fix a HW timing issue on 8548 CDS for eTSEC 3 in RGMII mode
Patch by Andy Fleming, 14 Jun 2005
* Fix bad register definitions for LTX971 PHY on MPC85xx boards.
Patch by Gerhard Jaeger, 21 Jun 2005
......
drivers/tsec.h
+ 1
− 1
View file @ 03469832
......@@ -124,7 +124,7 @@
/* Cicada 8204 Extended PHY Control Register 1 */
#define MIIM_CIS8204_EPHY_CON 0x17
#define MIIM_CIS8204_EPHYCON_INIT 0x0006
#define MIIM_CIS8204_EPHYCON_RGMII 0x1000
#define MIIM_CIS8204_EPHYCON_RGMII 0x1100
/* Cicada 8204 Serial LED Control Register */
#define MIIM_CIS8204_SLED_CON 0x1b
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment