ARM: DRA7: emif: Fix DDR init sequence during warm reset
Unlike OMAP5, EMIF PHY used in DRA7 will be left in unknown state after warm reset, emif needs to be configured to bring it back to a known state. So configure EMIF during warm reset. Reported-by:Roger Quadros <rogerq@ti.com> Signed-off-by:
Lokesh Vutla <lokeshvutla@ti.com>
Loading
Please register or sign in to comment