[MERGED] arm64: dts: rockchip: Add HDMI0 PHY PLL clock source to VOP2 on RK3588

VOP2 on RK3588 is able to use the HDMI PHY PLL as an alternative and
more accurate pixel clock source to improve handling of display modes up
to 4K@60Hz on video ports 0, 1 and 2.

For now only HDMI0 output is supported, hence add the related PLL clock.

Tested-by: FUKAUMI Naoki <naoki@radxa.com>
Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@collabora.com>
Link: https://lore.kernel.org/r/20250204-vop2-hdmi0-disp-modes-v3-5-d71c6a196e58@collabora.com


Signed-off-by: Heiko Stuebner <heiko@sntech.de>
(cherry picked from commit eb426220)
Signed-off-by: Cristian Ciocaltea <cristian.ciocaltea@collabora.com>