sun4i-a10.dtsi 26.7 KB
Newer Older
1 2 3 4
/*
 * Copyright 2012 Stefan Roese
 * Stefan Roese <sr@denx.de>
 *
5 6 7 8
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
9
 *
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41
 *  a) This library is free software; you can redistribute it and/or
 *     modify it under the terms of the GNU General Public License as
 *     published by the Free Software Foundation; either version 2 of the
 *     License, or (at your option) any later version.
 *
 *     This library is distributed in the hope that it will be useful,
 *     but WITHOUT ANY WARRANTY; without even the implied warranty of
 *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *     GNU General Public License for more details.
 *
 * Or, alternatively,
 *
 *  b) Permission is hereby granted, free of charge, to any person
 *     obtaining a copy of this software and associated documentation
 *     files (the "Software"), to deal in the Software without
 *     restriction, including without limitation the rights to use,
 *     copy, modify, merge, publish, distribute, sublicense, and/or
 *     sell copies of the Software, and to permit persons to whom the
 *     Software is furnished to do so, subject to the following
 *     conditions:
 *
 *     The above copyright notice and this permission notice shall be
 *     included in all copies or substantial portions of the Software.
 *
 *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
 *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
 *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
 *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 *     OTHER DEALINGS IN THE SOFTWARE.
42 43
 */

44
#include <dt-bindings/thermal/thermal.h>
45
#include <dt-bindings/dma/sun4i-a10.h>
Priit Laes's avatar
Priit Laes committed
46 47
#include <dt-bindings/clock/sun4i-a10-ccu.h>
#include <dt-bindings/reset/sun4i-a10-ccu.h>
48 49

/ {
50 51
	#address-cells = <1>;
	#size-cells = <1>;
52 53
	interrupt-parent = <&intc>;

54 55 56 57
	aliases {
		ethernet0 = &emac;
	};

58 59 60 61 62
	chosen {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

63
		framebuffer-lcd0-hdmi {
64 65
			compatible = "allwinner,simple-framebuffer",
				     "simple-framebuffer";
66
			allwinner,pipeline = "de_be0-lcd0-hdmi";
Priit Laes's avatar
Priit Laes committed
67 68 69
			clocks = <&ccu CLK_AHB_LCD0>, <&ccu CLK_AHB_HDMI0>,
				 <&ccu CLK_AHB_DE_BE0>, <&ccu CLK_DE_BE0>,
				 <&ccu CLK_TCON0_CH1>, <&ccu CLK_DRAM_DE_BE0>;
70 71
			status = "disabled";
		};
72

73
		framebuffer-fe0-lcd0-hdmi {
74 75
			compatible = "allwinner,simple-framebuffer",
				     "simple-framebuffer";
76
			allwinner,pipeline = "de_fe0-de_be0-lcd0-hdmi";
Priit Laes's avatar
Priit Laes committed
77 78 79 80 81
			clocks = <&ccu CLK_AHB_LCD0>, <&ccu CLK_AHB_HDMI0>,
				 <&ccu CLK_AHB_DE_BE0>, <&ccu CLK_AHB_DE_FE0>,
				 <&ccu CLK_DE_BE0>, <&ccu CLK_AHB_DE_FE0>,
				 <&ccu CLK_TCON0_CH1>, <&ccu CLK_HDMI>,
				 <&ccu CLK_DRAM_DE_FE0>, <&ccu CLK_DRAM_DE_BE0>;
82 83
			status = "disabled";
		};
84

85
		framebuffer-fe0-lcd0 {
86 87 88
			compatible = "allwinner,simple-framebuffer",
				     "simple-framebuffer";
			allwinner,pipeline = "de_fe0-de_be0-lcd0";
Priit Laes's avatar
Priit Laes committed
89 90 91 92
			clocks = <&ccu CLK_AHB_LCD0>, <&ccu CLK_AHB_DE_BE0>,
				 <&ccu CLK_AHB_DE_FE0>, <&ccu CLK_DE_BE0>,
				 <&ccu CLK_AHB_DE_FE0>, <&ccu CLK_TCON0_CH0>,
				 <&ccu CLK_DRAM_DE_FE0>, <&ccu CLK_DRAM_DE_BE0>;
93 94 95
			status = "disabled";
		};

96
		framebuffer-fe0-lcd0-tve0 {
97 98 99
			compatible = "allwinner,simple-framebuffer",
				     "simple-framebuffer";
			allwinner,pipeline = "de_fe0-de_be0-lcd0-tve0";
Priit Laes's avatar
Priit Laes committed
100 101 102 103 104
			clocks = <&ccu CLK_AHB_TVE0>, <&ccu CLK_AHB_LCD0>,
				 <&ccu CLK_AHB_DE_BE0>, <&ccu CLK_AHB_DE_FE0>,
				 <&ccu CLK_DE_BE0>, <&ccu CLK_AHB_DE_FE0>,
				 <&ccu CLK_TCON0_CH1>, <&ccu CLK_DRAM_TVE0>,
				 <&ccu CLK_DRAM_DE_FE0>, <&ccu CLK_DRAM_DE_BE0>;
105 106
			status = "disabled";
		};
107 108
	};

109
	cpus {
110 111
		#address-cells = <1>;
		#size-cells = <0>;
112
		cpu0: cpu@0 {
113
			device_type = "cpu";
114
			compatible = "arm,cortex-a8";
115
			reg = <0x0>;
Priit Laes's avatar
Priit Laes committed
116
			clocks = <&ccu CLK_CPU>;
117 118
			clock-latency = <244144>; /* 8 32k periods */
			operating-points = <
119
				/* kHz	  uV */
120
				1008000 1400000
121 122 123
				912000	1350000
				864000	1300000
				624000	1250000
124 125 126
				>;
			#cooling-cells = <2>;
			cooling-min-level = <0>;
127
			cooling-max-level = <3>;
128 129 130
		};
	};

131
	thermal-zones {
132
		cpu-thermal {
133 134 135 136 137 138 139 140 141 142 143 144 145
			/* milliseconds */
			polling-delay-passive = <250>;
			polling-delay = <1000>;
			thermal-sensors = <&rtp>;

			cooling-maps {
				map0 {
					trip = <&cpu_alert0>;
					cooling-device = <&cpu0 THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
				};
			};

			trips {
146
				cpu_alert0: cpu-alert0 {
147 148 149 150 151 152
					/* milliCelsius */
					temperature = <850000>;
					hysteresis = <2000>;
					type = "passive";
				};

153
				cpu_crit: cpu-crit {
154 155 156 157 158 159
					/* milliCelsius */
					temperature = <100000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
160 161 162 163 164 165 166 167
		};
	};

	clocks {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

168
		osc24M: clk-24M {
169
			#clock-cells = <0>;
Priit Laes's avatar
Priit Laes committed
170
			compatible = "fixed-clock";
171
			clock-frequency = <24000000>;
172
			clock-output-names = "osc24M";
173 174
		};

175
		osc32k: clk-32k {
176 177 178
			#clock-cells = <0>;
			compatible = "fixed-clock";
			clock-frequency = <32768>;
179
			clock-output-names = "osc32k";
180 181 182
		};
	};

183 184 185 186 187 188
	de: display-engine {
		compatible = "allwinner,sun4i-a10-display-engine";
		allwinner,pipelines = <&fe0>, <&fe1>;
		status = "disabled";
	};

189
	soc {
190 191 192 193 194
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

195
		sram-controller@1c00000 {
196 197 198 199 200 201
			compatible = "allwinner,sun4i-a10-sram-controller";
			reg = <0x01c00000 0x30>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;

202
			sram_a: sram@0 {
203 204 205 206 207 208 209 210 211 212 213 214 215
				compatible = "mmio-sram";
				reg = <0x00000000 0xc000>;
				#address-cells = <1>;
				#size-cells = <1>;
				ranges = <0 0x00000000 0xc000>;

				emac_sram: sram-section@8000 {
					compatible = "allwinner,sun4i-a10-sram-a3-a4";
					reg = <0x8000 0x4000>;
					status = "disabled";
				};
			};

216
			sram_d: sram@10000 {
217 218 219 220 221 222
				compatible = "mmio-sram";
				reg = <0x00010000 0x1000>;
				#address-cells = <1>;
				#size-cells = <1>;
				ranges = <0 0x00010000 0x1000>;

223
				otg_sram: sram-section@0 {
224 225 226 227 228 229 230
					compatible = "allwinner,sun4i-a10-sram-d";
					reg = <0x0000 0x1000>;
					status = "disabled";
				};
			};
		};

231
		dma: dma-controller@1c02000 {
232 233 234
			compatible = "allwinner,sun4i-a10-dma";
			reg = <0x01c02000 0x1000>;
			interrupts = <27>;
Priit Laes's avatar
Priit Laes committed
235
			clocks = <&ccu CLK_AHB_DMA>;
236 237 238
			#dma-cells = <2>;
		};

239
		nfc: nand@1c03000 {
240 241 242
			compatible = "allwinner,sun4i-a10-nand";
			reg = <0x01c03000 0x1000>;
			interrupts = <37>;
Priit Laes's avatar
Priit Laes committed
243
			clocks = <&ccu CLK_AHB_NAND>, <&ccu CLK_NAND>;
244 245 246 247 248 249 250 251
			clock-names = "ahb", "mod";
			dmas = <&dma SUN4I_DMA_DEDICATED 3>;
			dma-names = "rxtx";
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

252
		spi0: spi@1c05000 {
253 254 255
			compatible = "allwinner,sun4i-a10-spi";
			reg = <0x01c05000 0x1000>;
			interrupts = <10>;
Priit Laes's avatar
Priit Laes committed
256
			clocks = <&ccu CLK_AHB_SPI0>, <&ccu CLK_SPI0>;
257
			clock-names = "ahb", "mod";
258 259
			dmas = <&dma SUN4I_DMA_DEDICATED 27>,
			       <&dma SUN4I_DMA_DEDICATED 26>;
260
			dma-names = "rx", "tx";
261 262 263 264 265
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

266
		spi1: spi@1c06000 {
267 268 269
			compatible = "allwinner,sun4i-a10-spi";
			reg = <0x01c06000 0x1000>;
			interrupts = <11>;
Priit Laes's avatar
Priit Laes committed
270
			clocks = <&ccu CLK_AHB_SPI1>, <&ccu CLK_SPI1>;
271
			clock-names = "ahb", "mod";
272 273
			dmas = <&dma SUN4I_DMA_DEDICATED 9>,
			       <&dma SUN4I_DMA_DEDICATED 8>;
274
			dma-names = "rx", "tx";
275 276
			pinctrl-names = "default";
			pinctrl-0 = <&spi1_pins>, <&spi1_cs0_pin>;
277 278 279 280 281
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

282
		emac: ethernet@1c0b000 {
283
			compatible = "allwinner,sun4i-a10-emac";
284 285
			reg = <0x01c0b000 0x1000>;
			interrupts = <55>;
Priit Laes's avatar
Priit Laes committed
286
			clocks = <&ccu CLK_AHB_EMAC>;
287
			allwinner,sram = <&emac_sram 1>;
288 289
			pinctrl-names = "default";
			pinctrl-0 = <&emac_pins>;
290 291 292
			status = "disabled";
		};

293
		mdio: mdio@1c0b080 {
294
			compatible = "allwinner,sun4i-a10-mdio";
295 296 297 298 299 300
			reg = <0x01c0b080 0x14>;
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398
		tcon0: lcd-controller@1c0c000 {
			compatible = "allwinner,sun4i-a10-tcon";
			reg = <0x01c0c000 0x1000>;
			interrupts = <44>;
			resets = <&ccu RST_TCON0>;
			reset-names = "lcd";
			clocks = <&ccu CLK_AHB_LCD0>,
				 <&ccu CLK_TCON0_CH0>,
				 <&ccu CLK_TCON0_CH1>;
			clock-names = "ahb",
				      "tcon-ch0",
				      "tcon-ch1";
			clock-output-names = "tcon0-pixel-clock";
			dmas = <&dma SUN4I_DMA_DEDICATED 14>;

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				tcon0_in: port@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;

					tcon0_in_be0: endpoint@0 {
						reg = <0>;
						remote-endpoint = <&be0_out_tcon0>;
					};

					tcon0_in_be1: endpoint@1 {
						reg = <1>;
						remote-endpoint = <&be1_out_tcon0>;
					};
				};

				tcon0_out: port@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <1>;

					tcon0_out_hdmi: endpoint@1 {
						reg = <1>;
						remote-endpoint = <&hdmi_in_tcon0>;
						allwinner,tcon-channel = <1>;
					};
				};
			};
		};

		tcon1: lcd-controller@1c0d000 {
			compatible = "allwinner,sun4i-a10-tcon";
			reg = <0x01c0d000 0x1000>;
			interrupts = <45>;
			resets = <&ccu RST_TCON1>;
			reset-names = "lcd";
			clocks = <&ccu CLK_AHB_LCD1>,
				 <&ccu CLK_TCON1_CH0>,
				 <&ccu CLK_TCON1_CH1>;
			clock-names = "ahb",
				      "tcon-ch0",
				      "tcon-ch1";
			clock-output-names = "tcon1-pixel-clock";
			dmas = <&dma SUN4I_DMA_DEDICATED 15>;

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				tcon1_in: port@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;

					tcon1_in_be0: endpoint@0 {
						reg = <0>;
						remote-endpoint = <&be0_out_tcon1>;
					};

					tcon1_in_be1: endpoint@1 {
						reg = <1>;
						remote-endpoint = <&be1_out_tcon1>;
					};
				};

				tcon1_out: port@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <1>;

					tcon1_out_hdmi: endpoint@1 {
						reg = <1>;
						remote-endpoint = <&hdmi_in_tcon1>;
						allwinner,tcon-channel = <1>;
					};
				};
			};
		};

399
		mmc0: mmc@1c0f000 {
400 401
			compatible = "allwinner,sun4i-a10-mmc";
			reg = <0x01c0f000 0x1000>;
Priit Laes's avatar
Priit Laes committed
402 403
			clocks = <&ccu CLK_AHB_MMC0>, <&ccu CLK_MMC0>;
			clock-names = "ahb", "mmc";
404
			interrupts = <32>;
405 406
			pinctrl-names = "default";
			pinctrl-0 = <&mmc0_pins>;
407
			status = "disabled";
408 409
			#address-cells = <1>;
			#size-cells = <0>;
410 411
		};

412
		mmc1: mmc@1c10000 {
413 414
			compatible = "allwinner,sun4i-a10-mmc";
			reg = <0x01c10000 0x1000>;
Priit Laes's avatar
Priit Laes committed
415 416
			clocks = <&ccu CLK_AHB_MMC1>, <&ccu CLK_MMC1>;
			clock-names = "ahb", "mmc";
417 418
			interrupts = <33>;
			status = "disabled";
419 420
			#address-cells = <1>;
			#size-cells = <0>;
421 422
		};

423
		mmc2: mmc@1c11000 {
424 425
			compatible = "allwinner,sun4i-a10-mmc";
			reg = <0x01c11000 0x1000>;
Priit Laes's avatar
Priit Laes committed
426 427
			clocks = <&ccu CLK_AHB_MMC2>, <&ccu CLK_MMC2>;
			clock-names = "ahb", "mmc";
428 429
			interrupts = <34>;
			status = "disabled";
430 431
			#address-cells = <1>;
			#size-cells = <0>;
432 433
		};

434
		mmc3: mmc@1c12000 {
435 436
			compatible = "allwinner,sun4i-a10-mmc";
			reg = <0x01c12000 0x1000>;
Priit Laes's avatar
Priit Laes committed
437 438
			clocks = <&ccu CLK_AHB_MMC3>, <&ccu CLK_MMC3>;
			clock-names = "ahb", "mmc";
439 440
			interrupts = <35>;
			status = "disabled";
441 442
			#address-cells = <1>;
			#size-cells = <0>;
443 444
		};

445
		usb_otg: usb@1c13000 {
446 447
			compatible = "allwinner,sun4i-a10-musb";
			reg = <0x01c13000 0x0400>;
Priit Laes's avatar
Priit Laes committed
448
			clocks = <&ccu CLK_AHB_OTG>;
449 450 451 452 453 454 455 456 457
			interrupts = <38>;
			interrupt-names = "mc";
			phys = <&usbphy 0>;
			phy-names = "usb";
			extcon = <&usbphy 0>;
			allwinner,sram = <&otg_sram 1>;
			status = "disabled";
		};

458
		usbphy: phy@1c13400 {
459 460 461 462
			#phy-cells = <1>;
			compatible = "allwinner,sun4i-a10-usb-phy";
			reg = <0x01c13400 0x10 0x01c14800 0x4 0x01c1c800 0x4>;
			reg-names = "phy_ctrl", "pmu1", "pmu2";
Priit Laes's avatar
Priit Laes committed
463
			clocks = <&ccu CLK_USB_PHY>;
464
			clock-names = "usb_phy";
Priit Laes's avatar
Priit Laes committed
465 466 467
			resets = <&ccu RST_USB_PHY0>,
				 <&ccu RST_USB_PHY1>,
				 <&ccu RST_USB_PHY2>;
468
			reset-names = "usb0_reset", "usb1_reset", "usb2_reset";
469 470 471
			status = "disabled";
		};

472
		ehci0: usb@1c14000 {
473 474 475
			compatible = "allwinner,sun4i-a10-ehci", "generic-ehci";
			reg = <0x01c14000 0x100>;
			interrupts = <39>;
Priit Laes's avatar
Priit Laes committed
476
			clocks = <&ccu CLK_AHB_EHCI0>;
477 478 479 480 481
			phys = <&usbphy 1>;
			phy-names = "usb";
			status = "disabled";
		};

482
		ohci0: usb@1c14400 {
483 484 485
			compatible = "allwinner,sun4i-a10-ohci", "generic-ohci";
			reg = <0x01c14400 0x100>;
			interrupts = <64>;
Priit Laes's avatar
Priit Laes committed
486
			clocks = <&ccu CLK_USB_OHCI0>, <&ccu CLK_AHB_OHCI0>;
487 488 489 490 491
			phys = <&usbphy 1>;
			phy-names = "usb";
			status = "disabled";
		};

492
		crypto: crypto-engine@1c15000 {
493 494 495
			compatible = "allwinner,sun4i-a10-crypto";
			reg = <0x01c15000 0x1000>;
			interrupts = <86>;
Priit Laes's avatar
Priit Laes committed
496
			clocks = <&ccu CLK_AHB_SS>, <&ccu CLK_SS>;
497 498 499
			clock-names = "ahb", "mod";
		};

500 501 502 503 504
		hdmi: hdmi@1c16000 {
			compatible = "allwinner,sun4i-a10-hdmi";
			reg = <0x01c16000 0x1000>;
			interrupts = <58>;
			clocks = <&ccu CLK_AHB_HDMI0>, <&ccu CLK_HDMI>,
505 506
				 <&ccu CLK_PLL_VIDEO0_2X>,
				 <&ccu CLK_PLL_VIDEO1_2X>;
507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541
			clock-names = "ahb", "mod", "pll-0", "pll-1";
			dmas = <&dma SUN4I_DMA_NORMAL 16>,
			       <&dma SUN4I_DMA_NORMAL 16>,
			       <&dma SUN4I_DMA_DEDICATED 24>;
			dma-names = "ddc-tx", "ddc-rx", "audio-tx";
			status = "disabled";

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				hdmi_in: port@0 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <0>;

					hdmi_in_tcon0: endpoint@0 {
						reg = <0>;
						remote-endpoint = <&tcon0_out_hdmi>;
					};

					hdmi_in_tcon1: endpoint@1 {
						reg = <1>;
						remote-endpoint = <&tcon1_out_hdmi>;
					};
				};

				hdmi_out: port@1 {
					#address-cells = <1>;
					#size-cells = <0>;
					reg = <1>;
				};
			};
		};

542
		spi2: spi@1c17000 {
543 544 545
			compatible = "allwinner,sun4i-a10-spi";
			reg = <0x01c17000 0x1000>;
			interrupts = <12>;
Priit Laes's avatar
Priit Laes committed
546
			clocks = <&ccu CLK_AHB_SPI2>, <&ccu CLK_SPI2>;
547
			clock-names = "ahb", "mod";
548 549
			dmas = <&dma SUN4I_DMA_DEDICATED 29>,
			       <&dma SUN4I_DMA_DEDICATED 28>;
550
			dma-names = "rx", "tx";
551 552 553 554 555
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

556
		ahci: sata@1c18000 {
557 558 559
			compatible = "allwinner,sun4i-a10-ahci";
			reg = <0x01c18000 0x1000>;
			interrupts = <56>;
Priit Laes's avatar
Priit Laes committed
560
			clocks = <&ccu CLK_AHB_SATA>, <&ccu CLK_SATA>;
561 562 563
			status = "disabled";
		};

564
		ehci1: usb@1c1c000 {
565 566 567
			compatible = "allwinner,sun4i-a10-ehci", "generic-ehci";
			reg = <0x01c1c000 0x100>;
			interrupts = <40>;
Priit Laes's avatar
Priit Laes committed
568
			clocks = <&ccu CLK_AHB_EHCI1>;
569 570 571 572 573
			phys = <&usbphy 2>;
			phy-names = "usb";
			status = "disabled";
		};

574
		ohci1: usb@1c1c400 {
575 576 577
			compatible = "allwinner,sun4i-a10-ohci", "generic-ohci";
			reg = <0x01c1c400 0x100>;
			interrupts = <65>;
Priit Laes's avatar
Priit Laes committed
578
			clocks = <&ccu CLK_USB_OHCI1>, <&ccu CLK_AHB_OHCI1>;
579 580 581 582 583
			phys = <&usbphy 2>;
			phy-names = "usb";
			status = "disabled";
		};

584
		spi3: spi@1c1f000 {
585 586 587
			compatible = "allwinner,sun4i-a10-spi";
			reg = <0x01c1f000 0x1000>;
			interrupts = <50>;
Priit Laes's avatar
Priit Laes committed
588
			clocks = <&ccu CLK_AHB_SPI3>, <&ccu CLK_SPI3>;
589
			clock-names = "ahb", "mod";
590 591
			dmas = <&dma SUN4I_DMA_DEDICATED 31>,
			       <&dma SUN4I_DMA_DEDICATED 30>;
592
			dma-names = "rx", "tx";
593 594 595 596 597
			status = "disabled";
			#address-cells = <1>;
			#size-cells = <0>;
		};

598
		ccu: clock@1c20000 {
Priit Laes's avatar
Priit Laes committed
599 600 601 602 603 604 605 606
			compatible = "allwinner,sun4i-a10-ccu";
			reg = <0x01c20000 0x400>;
			clocks = <&osc24M>, <&osc32k>;
			clock-names = "hosc", "losc";
			#clock-cells = <1>;
			#reset-cells = <1>;
		};

607
		intc: interrupt-controller@1c20400 {
608
			compatible = "allwinner,sun4i-a10-ic";
609 610 611 612 613
			reg = <0x01c20400 0x400>;
			interrupt-controller;
			#interrupt-cells = <1>;
		};

614
		pio: pinctrl@1c20800 {
615 616
			compatible = "allwinner,sun4i-a10-pinctrl";
			reg = <0x01c20800 0x400>;
617
			interrupts = <28>;
Priit Laes's avatar
Priit Laes committed
618
			clocks = <&ccu CLK_APB0_PIO>, <&osc24M>, <&osc32k>;
619
			clock-names = "apb", "hosc", "losc";
620
			gpio-controller;
621
			interrupt-controller;
622
			#interrupt-cells = <3>;
623
			#gpio-cells = <3>;
624

625
			can0_ph_pins: can0-ph-pins {
626 627 628 629
				pins = "PH20", "PH21";
				function = "can";
			};

630
			emac_pins: emac0-pins {
631 632 633 634 635 636
				pins = "PA0", "PA1", "PA2",
				       "PA3", "PA4", "PA5", "PA6",
				       "PA7", "PA8", "PA9", "PA10",
				       "PA11", "PA12", "PA13", "PA14",
				       "PA15", "PA16";
				function = "emac";
637 638
			};

639
			i2c0_pins: i2c0-pins {
640 641
				pins = "PB0", "PB1";
				function = "i2c0";
642 643
			};

644
			i2c1_pins: i2c1-pins {
645 646
				pins = "PB18", "PB19";
				function = "i2c1";
647 648
			};

649
			i2c2_pins: i2c2-pins {
650 651
				pins = "PB20", "PB21";
				function = "i2c2";
652
			};
653

654
			ir0_rx_pins: ir0-rx-pin {
655 656
				pins = "PB4";
				function = "ir0";
657 658
			};

659
			ir0_tx_pins: ir0-tx-pin {
660 661
				pins = "PB3";
				function = "ir0";
662 663
			};

664
			ir1_rx_pins: ir1-rx-pin {
665 666
				pins = "PB23";
				function = "ir1";
667
			};
668

669
			ir1_tx_pins: ir1-tx-pin {
670 671
				pins = "PB22";
				function = "ir1";
672
			};
673

674
			mmc0_pins: mmc0-pins {
675 676 677 678
				pins = "PF0", "PF1", "PF2",
				       "PF3", "PF4", "PF5";
				function = "mmc0";
				drive-strength = <30>;
679
				bias-pull-up;
680 681
			};

682
			ps2_ch0_pins: ps2-ch0-pins {
683 684
				pins = "PI20", "PI21";
				function = "ps2";
685 686
			};

687
			ps2_ch1_ph_pins: ps2-ch1-ph-pins {
688 689
				pins = "PH12", "PH13";
				function = "ps2";
690 691
			};

692
			pwm0_pin: pwm0-pin {
693 694
				pins = "PB2";
				function = "pwm";
695 696
			};

697
			pwm1_pin: pwm1-pin {
698 699
				pins = "PI3";
				function = "pwm";
700
			};
701

702
			spdif_tx_pin: spdif-tx-pin {
703 704 705
				pins = "PB13";
				function = "spdif";
				bias-pull-up;
706 707
			};

708
			spi0_pi_pins: spi0-pi-pins {
709 710
				pins = "PI11", "PI12", "PI13";
				function = "spi0";
711 712
			};

713
			spi0_cs0_pi_pin: spi0-cs0-pi-pin {
714 715
				pins = "PI10";
				function = "spi0";
716 717
			};

718
			spi1_pins: spi1-pins {
719 720
				pins = "PI17", "PI18", "PI19";
				function = "spi1";
721 722
			};

723
			spi1_cs0_pin: spi1-cs0-pin {
724 725
				pins = "PI16";
				function = "spi1";
726 727
			};

728 729
			spi2_pb_pins: spi2-pb-pins {
				pins = "PB15", "PB16", "PB17";
730
				function = "spi2";
731 732
			};

733 734
			spi2_pc_pins: spi2-pc-pins {
				pins = "PC20", "PC21", "PC22";
735
				function = "spi2";
736 737
			};

738 739
			spi2_cs0_pb_pin: spi2-cs0-pb-pin {
				pins = "PB14";
740
				function = "spi2";
741 742
			};

743 744
			spi2_cs0_pc_pins: spi2-cs0-pc-pin {
				pins = "PC19";
745
				function = "spi2";
746
			};
747

748
			uart0_pb_pins: uart0-pb-pins {
749 750
				pins = "PB22", "PB23";
				function = "uart0";
751 752
			};

753
			uart0_pf_pins: uart0-pf-pins {
754 755
				pins = "PF2", "PF4";
				function = "uart0";
756
			};
757

758
			uart1_pins: uart1-pins {
759 760
				pins = "PA10", "PA11";
				function = "uart1";
761
			};
762
		};
763

764
		timer@1c20c00 {
765
			compatible = "allwinner,sun4i-a10-timer";
766 767 768 769 770
			reg = <0x01c20c00 0x90>;
			interrupts = <22>;
			clocks = <&osc24M>;
		};

771
		wdt: watchdog@1c20c90 {
772
			compatible = "allwinner,sun4i-a10-wdt";
773 774 775
			reg = <0x01c20c90 0x10>;
		};

776
		rtc: rtc@1c20d00 {
777
			compatible = "allwinner,sun4i-a10-rtc";
778 779 780 781
			reg = <0x01c20d00 0x20>;
			interrupts = <24>;
		};

782
		pwm: pwm@1c20e00 {
783 784 785 786 787 788 789
			compatible = "allwinner,sun4i-a10-pwm";
			reg = <0x01c20e00 0xc>;
			clocks = <&osc24M>;
			#pwm-cells = <3>;
			status = "disabled";
		};

790
		spdif: spdif@1c21000 {
791 792 793 794
			#sound-dai-cells = <0>;
			compatible = "allwinner,sun4i-a10-spdif";
			reg = <0x01c21000 0x400>;
			interrupts = <13>;
Priit Laes's avatar
Priit Laes committed
795
			clocks = <&ccu CLK_APB0_SPDIF>, <&ccu CLK_SPDIF>;
796 797 798 799 800 801 802
			clock-names = "apb", "spdif";
			dmas = <&dma SUN4I_DMA_NORMAL 2>,
			       <&dma SUN4I_DMA_NORMAL 2>;
			dma-names = "rx", "tx";
			status = "disabled";
		};

803
		ir0: ir@1c21800 {
804
			compatible = "allwinner,sun4i-a10-ir";
Priit Laes's avatar
Priit Laes committed
805
			clocks = <&ccu CLK_APB0_IR0>, <&ccu CLK_IR0>;
806 807 808 809 810 811
			clock-names = "apb", "ir";
			interrupts = <5>;
			reg = <0x01c21800 0x40>;
			status = "disabled";
		};

812
		ir1: ir@1c21c00 {
813
			compatible = "allwinner,sun4i-a10-ir";
Priit Laes's avatar
Priit Laes committed
814
			clocks = <&ccu CLK_APB0_IR1>, <&ccu CLK_IR1>;
815 816 817 818 819 820
			clock-names = "apb", "ir";
			interrupts = <6>;
			reg = <0x01c21c00 0x40>;
			status = "disabled";
		};

821
		i2s0: i2s@1c22400 {
822 823 824 825 826 827 828 829 830 831 832 833
			#sound-dai-cells = <0>;
			compatible = "allwinner,sun4i-a10-i2s";
			reg = <0x01c22400 0x400>;
			interrupts = <16>;
			clocks = <&ccu CLK_APB0_I2S0>, <&ccu CLK_I2S0>;
			clock-names = "apb", "mod";
			dmas = <&dma SUN4I_DMA_NORMAL 3>,
			       <&dma SUN4I_DMA_NORMAL 3>;
			dma-names = "rx", "tx";
			status = "disabled";
		};

834
		lradc: lradc@1c22800 {
835 836 837 838 839 840
			compatible = "allwinner,sun4i-a10-lradc-keys";
			reg = <0x01c22800 0x100>;
			interrupts = <31>;
			status = "disabled";
		};

841
		codec: codec@1c22c00 {
842 843 844 845
			#sound-dai-cells = <0>;
			compatible = "allwinner,sun4i-a10-codec";
			reg = <0x01c22c00 0x40>;
			interrupts = <30>;
Priit Laes's avatar
Priit Laes committed
846
			clocks = <&ccu CLK_APB0_CODEC>, <&ccu CLK_CODEC>;
847 848 849 850 851 852 853
			clock-names = "apb", "codec";
			dmas = <&dma SUN4I_DMA_NORMAL 19>,
			       <&dma SUN4I_DMA_NORMAL 19>;
			dma-names = "rx", "tx";
			status = "disabled";
		};

854
		sid: eeprom@1c23800 {
855
			compatible = "allwinner,sun4i-a10-sid";
856 857 858
			reg = <0x01c23800 0x10>;
		};

859
		rtp: rtp@1c25000 {
860
			compatible = "allwinner,sun4i-a10-ts";
861 862
			reg = <0x01c25000 0x100>;
			interrupts = <29>;
863
			#thermal-sensor-cells = <0>;
864 865
		};

866
		uart0: serial@1c28000 {
867 868 869 870 871
			compatible = "snps,dw-apb-uart";
			reg = <0x01c28000 0x400>;
			interrupts = <1>;
			reg-shift = <2>;
			reg-io-width = <4>;
Priit Laes's avatar
Priit Laes committed
872
			clocks = <&ccu CLK_APB1_UART0>;
873 874
			status = "disabled";
		};
875

876
		uart1: serial@1c28400 {
877 878 879 880 881
			compatible = "snps,dw-apb-uart";
			reg = <0x01c28400 0x400>;
			interrupts = <2>;
			reg-shift = <2>;
			reg-io-width = <4>;
Priit Laes's avatar
Priit Laes committed
882
			clocks = <&ccu CLK_APB1_UART1>;
883 884 885
			status = "disabled";
		};

886
		uart2: serial@1c28800 {
887 888 889 890 891
			compatible = "snps,dw-apb-uart";
			reg = <0x01c28800 0x400>;
			interrupts = <3>;
			reg-shift = <2>;
			reg-io-width = <4>;
Priit Laes's avatar
Priit Laes committed
892
			clocks = <&ccu CLK_APB1_UART2>;
893 894 895
			status = "disabled";
		};

896
		uart3: serial@1c28c00 {
897 898 899 900 901
			compatible = "snps,dw-apb-uart";
			reg = <0x01c28c00 0x400>;
			interrupts = <4>;
			reg-shift = <2>;
			reg-io-width = <4>;
Priit Laes's avatar
Priit Laes committed
902
			clocks = <&ccu CLK_APB1_UART3>;
903 904 905
			status = "disabled";
		};

906
		uart4: serial@1c29000 {
907 908 909 910 911
			compatible = "snps,dw-apb-uart";
			reg = <0x01c29000 0x400>;
			interrupts = <17>;
			reg-shift = <2>;
			reg-io-width = <4>;
Priit Laes's avatar
Priit Laes committed
912
			clocks = <&ccu CLK_APB1_UART4>;
913 914 915
			status = "disabled";
		};

916
		uart5: serial@1c29400 {
917 918 919 920 921
			compatible = "snps,dw-apb-uart";
			reg = <0x01c29400 0x400>;
			interrupts = <18>;
			reg-shift = <2>;
			reg-io-width = <4>;
Priit Laes's avatar
Priit Laes committed
922
			clocks = <&ccu CLK_APB1_UART5>;
923 924 925
			status = "disabled";
		};

926
		uart6: serial@1c29800 {
927 928 929 930 931
			compatible = "snps,dw-apb-uart";
			reg = <0x01c29800 0x400>;
			interrupts = <19>;
			reg-shift = <2>;
			reg-io-width = <4>;
Priit Laes's avatar
Priit Laes committed
932
			clocks = <&ccu CLK_APB1_UART6>;
933 934 935
			status = "disabled";
		};

936
		uart7: serial@1c29c00 {
937 938 939 940 941
			compatible = "snps,dw-apb-uart";
			reg = <0x01c29c00 0x400>;
			interrupts = <20>;
			reg-shift = <2>;
			reg-io-width = <4>;
Priit Laes's avatar
Priit Laes committed
942
			clocks = <&ccu CLK_APB1_UART7>;
943 944
			status = "disabled";
		};
945

946
		ps20: ps2@1c2a000 {
947 948 949
			compatible = "allwinner,sun4i-a10-ps2";
			reg = <0x01c2a000 0x400>;
			interrupts = <62>;
Priit Laes's avatar
Priit Laes committed
950
			clocks = <&ccu CLK_APB1_PS20>;
951 952 953
			status = "disabled";
		};

954
		ps21: ps2@1c2a400 {
955 956 957
			compatible = "allwinner,sun4i-a10-ps2";
			reg = <0x01c2a400 0x400>;
			interrupts = <63>;
Priit Laes's avatar
Priit Laes committed
958
			clocks = <&ccu CLK_APB1_PS21>;
959 960 961
			status = "disabled";
		};

962
		i2c0: i2c@1c2ac00 {
963
			compatible = "allwinner,sun4i-a10-i2c";
964 965
			reg = <0x01c2ac00 0x400>;
			interrupts = <7>;
Priit Laes's avatar
Priit Laes committed
966
			clocks = <&ccu CLK_APB1_I2C0>;
967 968
			pinctrl-names = "default";
			pinctrl-0 = <&i2c0_pins>;
969
			status = "disabled";
970 971
			#address-cells = <1>;
			#size-cells = <0>;
972 973
		};

974
		i2c1: i2c@1c2b000 {
975
			compatible = "allwinner,sun4i-a10-i2c";
976 977
			reg = <0x01c2b000 0x400>;
			interrupts = <8>;
Priit Laes's avatar
Priit Laes committed
978
			clocks = <&ccu CLK_APB1_I2C1>;
979 980
			pinctrl-names = "default";
			pinctrl-0 = <&i2c1_pins>;
981
			status = "disabled";
982 983
			#address-cells = <1>;
			#size-cells = <0>;
984 985
		};

986
		i2c2: i2c@1c2b400 {
987
			compatible = "allwinner,sun4i-a10-i2c";
988 989
			reg = <0x01c2b400 0x400>;
			interrupts = <9>;
Priit Laes's avatar
Priit Laes committed
990
			clocks = <&ccu CLK_APB1_I2C2>;
991 992
			pinctrl-names = "default";
			pinctrl-0 = <&i2c2_pins>;
993
			status = "disabled";
994 995
			#address-cells = <1>;
			#size-cells = <0>;
996
		};
997

998
		can0: can@1c2bc00 {