Commit 41d8fee7 authored by Philipp Zabel's avatar Philipp Zabel Committed by Ezequiel Garcia

media: dt-bindings: Document i.MX8MQ and i.MX8MM VPU bindings

Add devicetree binding documentation for the Hantro G1/G2 VPU on i.MX8MQ
and for the Hantro G1/G2/H1 VPU on i.MX8MM.
Signed-off-by: default avatarPhilipp Zabel <>
parent 6a97864b
device-tree bindings for Hantro G1/G2/H1 VPU codecs implemented on i.MX8M SoCs
Required properties:
- compatible: value should be one of the following
- regs: VPU core and control block register ranges
- reg-names: should be
"g1", "g2", "ctrl" on i.MX8MQ,
"g1", "g2", "ctrl", "h1" on i.MX8MM.
- interrupts: encoding and decoding interrupt specifiers
- interrupt-names: should be
"g1", "g2" on i.MX8MQ,
"g1", "g2", "h1" on i.MX8MM.
- clocks: phandle to VPU core clocks and bus clock
- clock-names: should be
"g1", "g2", "bus" on i.MX8MQ,
"g1", "g2", "h1", "bus" on i.MX8MM.
- power-domains: phandle to power domain node
vpu: video-codec@38300000 {
compatible = "nxp,imx8mq-vpu";
reg = <0x38300000 0x10000>,
<0x38310000 0x10000>,
<0x38320000 0x10000>;
reg-names = "g1", "g2", "ctrl";
interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
interrupt-names = "g1", "g2";
clocks = <&clk IMX8MQ_CLK_VPU_G1_ROOT>,
clock-names = "g1", "g2", "bus";
power-domains = <&pgc_vpu>;
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment