Select Git revision
linux
-
-
- Open in your IDE
- Download source code
Forked from
hardware-enablement / Rockchip upstream enablement efforts / linux
Source project has a limited visibility.
Sathya Perla
authored and
David S. Miller
committed
The ibm p7 architecure seems to reorder memory accesses more aggressively than previous ppc64 architectures. This requires memory barriers to ensure that rx/tx doorbells are pressed only after memory to be DMAed is written. Signed-off-by:Sathya Perla <sathyap@serverengines.com> Signed-off-by:
David S. Miller <davem@davemloft.net>
Name | Last commit | Last update |
---|