An error occurred while fetching folder content.
Forked from
hardware-enablement / Rockchip upstream enablement efforts / linux
Source project has a limited visibility.
Sebastian Reichel
authored
The PCIe 2.0 controllers on RK3588 need one additional clock,
one additional reset line and one for ranges entry.
Signed-off-by: 
Sebastian Reichel <sebastian.reichel@collabora.com>| Name | Last commit | Last update |
|---|