Skip to content
Snippets Groups Projects
Commit b38dbd46 authored by Wolfgang Denk's avatar Wolfgang Denk
Browse files

Fix bug in [id]cache_status commands for MPC85xx processors;

should look at LSB of L1CSRn registers to determine if L1 cache is
enabled, not the MSB.
Patch by Murray Jensen, 19 Jul 2005
parent f07217c9
No related branches found
No related tags found
No related merge requests found
......@@ -2,6 +2,11 @@
Changes since U-Boot 1.1.4:
======================================================================
* Fix bug in [id]cache_status commands for MPC85xx processors;
should look at LSB of L1CSRn registers to determine if L1 cache is
enabled, not the MSB.
Patch by Murray Jensen, 19 Jul 2005
* Fix array overflow with fw_setenv on uninitialised environment
Patch by Murray Jensen, 15 Jul 2005
......
......@@ -715,7 +715,7 @@ icache_disable:
.globl icache_status
icache_status:
mfspr r3,L1CSR1
srwi r3, r3, 31 /* >>31 => select bit 0 */
andi. r3,r3,1
blr
.globl dcache_enable
......@@ -748,7 +748,7 @@ dcache_disable:
.globl dcache_status
dcache_status:
mfspr r3,L1CSR0
srwi r3, r3, 31 /* >>31 => select bit 0 */
andi. r3,r3,1
blr
.globl get_pir
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment