Skip to content
Snippets Groups Projects
Select Git revision
  • rk3576-sige5-kwiboo-mainline
  • sige5-dev default
2 results
Search by author
  • Any Author
  • Nicolas Frattaroli Nicolas Frattaroli fratti
1 author
  1. Jul 10, 2014
  3. Jul 09, 2014
  5. Jun 26, 2014
  7. Jun 25, 2014
  9. Jun 17, 2014
  11. Jun 06, 2014
    • Stefano Babic's avatar
      MX25: fix build due to missing sys_proto.h · 67a04ab3
      Stefano Babic authored 
      
THe mx25 arch does not have a sys_proto.h file.
Instead of creating a dummy file, the file
is not included for this SOC.

Signed-off-by: default avatarStefano Babic <sbabic@denx.de>
      67a04ab3
    • Fabio Estevam's avatar
      mx25pdk: Add generic board support · aaef49da
      Fabio Estevam authored 
      
Signed-off-by: default avatarFabio Estevam <fabio.estevam@freescale.com>
      aaef49da
    • Tim Harvey's avatar
      imx: sata: return failure if not IMX6Q/IMX6D · 22452fd8
      Tim Harvey authored 
      
The IMX6QUAD/DUAL have SATA, but the IMX6SOLO/DL do not. Return
instead of configuring the SATA clock and GPR13 registers.

Signed-off-by: default avatarTim Harvey <tharvey@gateworks.com>
      22452fd8
    • Tim Harvey's avatar
      dwc_ahsata: return failure for MX6 if not IMX6Q/IMX6D · ca84d72d
      Tim Harvey authored 
      
The IMX6QUAD/DUAL have SATA, but the IMX6SOLO/DL do not. Return failure
instead of attempting a memory access that results in a data abort and reset.

Signed-off-by: default avatarTim Harvey <tharvey@gateworks.com>
      ca84d72d
    • Tim Harvey's avatar
      imx: ventana: switch to SPL · 0cc11dea
      Tim Harvey authored 
      
Switch to an SPL image. The SPL for Ventana does the following:
 - setup i2c and read the factory programmed EEPROM to obtain DRAM config
   and model for board-specific calibration data
 - configure DRAM per CPU/size/layout/devices/calibration
 - load u-boot.img from NAND and jump to it

This allows for a single SPL+u-boot.img to replace the previous multiple boa
configurations.

Cc: Stefan Roese <sr@denx.de>
Cc: Otavio Salvador <otavio@ossystems.com.br>
Cc: Andy Ng <andreas2025@gmail.com>
Cc: Eric Nelson <eric.nelson@boundarydevices.com>
Cc: Tapani Utriainen <tapani@technexion.com>
Cc: Tom Rini <trini@ti.com>

Signed-off-by: default avatarTim Harvey <tharvey@gateworks.com>
      0cc11dea
    • Tim Harvey's avatar
      imx: ventana: auto-configure for IMX6Q vs IMX6DL · 680e8db4
      Tim Harvey authored 
      
use the new iomux function and a macros to create a multi-dimensional array
of iomux values without duplicating the defintions.

Cc: Stefan Roese <sr@denx.de>
Cc: Otavio Salvador <otavio@ossystems.com.br>
Cc: Andy Ng <andreas2025@gmail.com>
Cc: Eric Nelson <eric.nelson@boundarydevices.com>
Cc: Tapani Utriainen <tapani@technexion.com>
Cc: Tom Rini <trini@ti.com>

Signed-off-by: default avatarTim Harvey <tharvey@gateworks.com>
      680e8db4
    • Tim Harvey's avatar
      imx: ventana: split read_eeprom into standalone file · 1badf2f4
      Tim Harvey authored 
      
Split the read_eeprom function out so that it can be shared (ie with SPL)

Cc: Stefan Roese <sr@denx.de>
Cc: Otavio Salvador <otavio@ossystems.com.br>
Cc: Andy Ng <andreas2025@gmail.com>
Cc: Eric Nelson <eric.nelson@boundarydevices.com>
Cc: Tapani Utriainen <tapani@technexion.com>
Cc: Tom Rini <trini@ti.com>

Signed-off-by: default avatarTim Harvey <tharvey@gateworks.com>
      1badf2f4
    • Tim Harvey's avatar
      imx: iomux: add macros to setup iomux for multiple SoC types · 5bf497e3
      Tim Harvey authored 
      
Allow imx_iomux_v3_setup_multiple_pads to take a multi-cpu pad_list
and add macros for declaring the pad_list that take into account the
SoC types supported using CONFIG_MX6QDL (supports both the MX6Q and MX6DL
iomux).

Cc: Stefan Roese <sr@denx.de>
Cc: Otavio Salvador <otavio@ossystems.com.br>
Cc: Andy Ng <andreas2025@gmail.com>
Cc: Eric Nelson <eric.nelson@boundarydevices.com>
Cc: Tapani Utriainen <tapani@technexion.com>
Cc: Tom Rini <trini@ti.com>

Signed-off-by: default avatarTim Harvey <tharvey@gateworks.com>
      5bf497e3
    • Tim Harvey's avatar
      mx6: add mmdc configuration for MX6Q/MX6DL · fe0f7f78
      Tim Harvey authored 
      
- add function for configuring iomux based on board-specific regs
- add function for configuring mmdc based on board-specific and
  chip-specific data

Cc: Stefan Roese <sr@denx.de>
Cc: Otavio Salvador <otavio@ossystems.com.br>
Cc: Andy Ng <andreas2025@gmail.com>
Cc: Eric Nelson <eric.nelson@boundarydevices.com>
Cc: Tapani Utriainen <tapani@technexion.com>
Cc: Tom Rini <trini@ti.com>

Signed-off-by: default avatarTim Harvey <tharvey@gateworks.com>
      fe0f7f78
    • Tim Harvey's avatar
      mx6: add structs for mmdc and ddr iomux registers · 8d05b161
      Tim Harvey authored 
      
Add memory-mapped structures for MMDC iomux and configuration. Note that whi
the MMDC configuration registers are common between the IMX6DQ
(IMX6DUAL/IMX6QUAD) and IMX6SDL (IMX6SOLO/IMX6DUALLITE) types the iomux
registers differ. This requires two sets of structures.

Add structures to describe DDR3 device information, system information
(memory layout, etc), and MMDC calibration registers that can be used to
configure the MMDC dynamically.

We define these structures for SPL builds instead of including mx6q-ddr.h an
mx6dl-ddr.h which use the same namespace and are only useful for imximage cf
files.

Cc: Stefan Roese <sr@denx.de>
Cc: Otavio Salvador <otavio@ossystems.com.br>
Cc: Andy Ng <andreas2025@gmail.com>
Cc: Eric Nelson <eric.nelson@boundarydevices.com>
Cc: Tapani Utriainen <tapani@technexion.com>
Cc: Tom Rini <trini@ti.com>

Signed-off-by: default avatarTim Harvey <tharvey@gateworks.com>
Acked-by: default avatarNikita Kiryanov <nikita@compulab.co.il>
      8d05b161
    • Tim Harvey's avatar
      imx: add comments and remove unused struct fields · b07161c3
      Tim Harvey authored 
      
Add comment block for the imx_ddr_size function and remove the extra unused
fields from struct esd_mmdc_regs which are also not common between IMX53 and
IMX6.

Cc: Stefan Roese <sr@denx.de>
Cc: Otavio Salvador <otavio@ossystems.com.br>
Cc: Andy Ng <andreas2025@gmail.com>
Cc: Eric Nelson <eric.nelson@boundarydevices.com>
Cc: Tapani Utriainen <tapani@technexion.com>
Cc: Tom Rini <trini@ti.com>

Signed-off-by: default avatarTim Harvey <tharvey@gateworks.com>
Acked-by: default avatarStefano Babic <sbabic@denx.de>
Acked-by: default avatarNikita Kiryanov <nikita@compulab.co.il>
      b07161c3
    • Tim Harvey's avatar
      mx6: add boot device support for SPL · 887717db
      Tim Harvey authored 
      
Add a common spl.c file to support boot device functions needed for SPL
such as detecting the boot device.

Cc: Stefan Roese <sr@denx.de>
Cc: Otavio Salvador <otavio@ossystems.com.br>
Cc: Andy Ng <andreas2025@gmail.com>
Cc: Eric Nelson <eric.nelson@boundarydevices.com>
Cc: Tapani Utriainen <tapani@technexion.com>
Cc: Tom Rini <trini@ti.com>

Signed-off-by: default avatarTim Harvey <tharvey@gateworks.com>
Acked-by: default avatarNikita Kiryanov <nikita@compulab.co.il>
      887717db
    • Tim Harvey's avatar
      mx6: add common SPL configuration · 88c307d1
      Tim Harvey authored 
      
Add a common header which can hopefully be shared amon imx6 SPL users

Cc: Stefan Roese <sr@denx.de>
Cc: Otavio Salvador <otavio@ossystems.com.br>
Cc: Andy Ng <andreas2025@gmail.com>
Cc: Eric Nelson <eric.nelson@boundarydevices.com>
Cc: Tapani Utriainen <tapani@technexion.com>
Cc: Tom Rini <trini@ti.com>

Signed-off-by: default avatarTim Harvey <tharvey@gateworks.com>
Acked-by: default avatarStefano Babic <sbabic@denx.de>
Acked-by: default avatarNikita Kiryanov <nikita@compulab.co.il>
      88c307d1
    • Tim Harvey's avatar
      spl: nand: add support for mxs nand · 73210dcc
      Tim Harvey authored 
      
This utilizes existing mxs_nand support layer to provide a method to load an
image off nand for SPL. The flash device will be detected in order to support
multiple flash devices instead of having layout hard coded at build time.

Cc: Stefan Roese <sr@denx.de>
Cc: Otavio Salvador <otavio@ossystems.com.br>
Cc: Andy Ng <andreas2025@gmail.com>
Cc: Eric Nelson <eric.nelson@boundarydevices.com>
Cc: Tapani Utriainen <tapani@technexion.com>
Cc: Tom Rini <trini@ti.com>
Cc: Scott Wood <scottwood@freescale.com>

Signed-off-by: default avatarTim Harvey <tharvey@gateworks.com>
      73210dcc
    • Masahiro Yamada's avatar
      spl: consolidate arch/arm/include/asm/arch-*/spl.h · 9f2ec3f5
      Masahiro Yamada authored 
      
arch/arm/include/asm/spl.h requires all SoCs to have
arch/arm/include/asm/arch-*/spl.h.

But many of them just define BOOT_DEVICE_* macros.

Those macros are used in the "switch (boot_device) { ... }"
statement in common/spl/spl.c.

So they should not be archtecture specific, but be described as
a simpile enumeration.

This commit merges most of arch/arm/include/asm/arch-*/spl.h
into arch/arm/include/asm/spl.h.

With a little more effort, arch-zynq/spl.h and arch-socfpga/spl.h
will be merged, while I am not sure about OMAP and Exynos.

Signed-off-by: default avatarMasahiro Yamada <yamada.m@jp.panasonic.com>
Cc: Tom Rini <trini@ti.com>
Cc: Michal Simek <michal.simek@xilinx.com>
Cc: Andreas Bießmann <andreas.devel@googlemail.com>
Cc: Stephen Warren <swarren@nvidia.com>
Cc: Tom Warren <twarren@nvidia.com>
CC: Stefano Babic <sbabic@denx.de>
CC: Minkyu Kang <mk7.kang@samsung.com>
Cc: Dinh Nguyen <dinguyen@altera.com>
Acked-by: default avatarAndreas Bießmann <andreas.devel@googlemail.com>
Acked-by: default avatarMichal Simek <monstr@monstr.eu>
Acked-by: default avatarStefano Babic <sbabic@denx.de>
Acked-by: default avatarStephen Warren <swarren@nvidia.com>
Acked-by: default avatarTim Harvey <tharvey@gateworks.com>
Tested-by: Bo Shen <voice.shen@atmel.com> [on sama5d3xek board for at91 part]
Acked-by: default avatarStephen Warren <swarren@nvidia.com>
Tested-by: Stefano Babic <sbabic@denx.de> [applying Tim's i.MX6 patches]
Acked-by: default avatarTom Rini <trini@ti.com>
      9f2ec3f5
  13. May 28, 2014
  15. May 25, 2014
    • Ian Campbell's avatar
      net/designware: Make DMA burst length configurable and reduce by default · 49692c5f
      Ian Campbell authored 
      
The correct value for this setting can vary across SoCs and boards, so make it
configurable.

Also reduce the default value to 8, which is the same default as used in the
Linux driver.

Signed-off-by: default avatarIan Campbell <ijc@hellion.org.uk>
Cc: Alexey Brodkin <abrodkin@synopsys.com>
      49692c5f
    • Ian Campbell's avatar
      net/designware: reorder struct dw_eth_dev to pack more efficiently. · 1857075a
      Ian Campbell authored 
      
On Thu, 2014-05-08 at 22:26 +0100, Ian Campbell wrote:
> The {r,t}xbuffs fields also need to be aligned. Previously this was done
> implicitly because they immediately followed the descriptor tables. Make this
> explicit and also move to the head of the struct.

Looks like I managed to not actually commit the move of the field to the
head of the struct! v3.1 follows....

Ian.

8<------------

>From 2937ba01841887317f6792709ed57cb86b5fc0cd Mon Sep 17 00:00:00 2001
From: Ian Campbell <ijc@hellion.org.uk>
Date: Thu, 1 May 2014 19:45:15 +0100
Subject: [PATCH] net/designware: reorder struct dw_eth_dev to pack more
 efficiently.

The {tx,rx}_mac_descrtable fields are aligned to ARCH_DMA_MINALIGN, which could
be 256 or even larger. That means there is a potentially huge hole in the
struct before those fields, so move them to the front where they are better
packed.

Moving them to the front also helps ensure that so long as dw_eth_dev is
properly aligned (which it is since "net/designware: ensure device private data
is DMA aligned.") the {tx,rx}_mac_descrtable will be too, or at least avoids
having to worry too much about compiler specifics.

The {r,t}xbuffs fields also need to be aligned. Previously this was done
implicitly because they immediately followed the descriptor tables. Make this
explicit and also move to the head of the struct.

Signed-off-by: default avatarIan Campbell <ijc@hellion.org.uk>
Cc: Alexey Brodkin <abrodkin@synopsys.com>
Tested-by: default avatarSiarhei Siamashka <siarhei.siamashka@gmail.com>
Reviewed-by: default avatarSiarhei Siamashka <siarhei.siamashka@gmail.com>
      1857075a