Skip to content
Snippets Groups Projects
Commit ea0f1b92 authored by Richard Kuo's avatar Richard Kuo
Browse files

Hexagon: set ARCH_DMA_MINALIGN 


Signed-off-by: default avatarRichard Kuo <rkuo@codeaurora.org>
parent f6b708c1
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
arch/hexagon/include/asm/cache.h
+ 3
− 1
View file @ ea0f1b92
/* /*
* Cache definitions for the Hexagon architecture * Cache definitions for the Hexagon architecture
* *
* Copyright (c) 2010-2011, The Linux Foundation. All rights reserved. * Copyright (c) 2010-2011,2014 The Linux Foundation. All rights reserved.
* *
* This program is free software; you can redistribute it and/or modify * This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 and * it under the terms of the GNU General Public License version 2 and
...@@ -25,6 +25,8 @@ ...@@ -25,6 +25,8 @@
#define L1_CACHE_SHIFT (5) #define L1_CACHE_SHIFT (5)
#define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT) #define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT)
#define ARCH_DMA_MINALIGN L1_CACHE_BYTES
#define __cacheline_aligned __aligned(L1_CACHE_BYTES) #define __cacheline_aligned __aligned(L1_CACHE_BYTES)
#define ____cacheline_aligned __aligned(L1_CACHE_BYTES) #define ____cacheline_aligned __aligned(L1_CACHE_BYTES)
......
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment