-
- Downloads
Merge tag 'iommu-updates-v4.13' of git://git.kernel.org/pub/scm/linux/kernel/git/joro/iommu
Pull IOMMU updates from Joerg Roedel: "This update comes with: - Support for lockless operation in the ARM io-pgtable code. This is an important step to solve the scalability problems in the common dma-iommu code for ARM - Some Errata workarounds for ARM SMMU implemenations - Rewrite of the deferred IO/TLB flush code in the AMD IOMMU driver. The code suffered from very high flush rates, with the new implementation the flush rate is down to ~1% of what it was before - Support for amd_iommu=off when booting with kexec. The problem here was that the IOMMU driver bailed out early without disabling the iommu hardware, if it was enabled in the old kernel - The Rockchip IOMMU driver is now available on ARM64 - Align the return value of the iommu_ops->device_group call-backs to not miss error values - Preempt-disable optimizations in the Intel VT-d and common IOVA code to help Linux-RT - Various other small cleanups and fixes" * tag 'iommu-updates-v4.13' of git://git.kernel.org/pub/scm/linux/kernel/git/joro/iommu: (60 commits) iommu/vt-d: Constify intel_dma_ops iommu: Warn once when device_group callback returns NULL iommu/omap: Return ERR_PTR in device_group call-back iommu: Return ERR_PTR() values from device_group call-backs iommu/s390: Use iommu_group_get_for_dev() in s390_iommu_add_device() iommu/vt-d: Don't disable preemption while accessing deferred_flush() iommu/iova: Don't disable preempt around this_cpu_ptr() iommu/arm-smmu-v3: Add workaround for Cavium ThunderX2 erratum #126 iommu/arm-smmu-v3: Enable ACPI based HiSilicon CMD_PREFETCH quirk(erratum 161010701) iommu/arm-smmu-v3: Add workaround for Cavium ThunderX2 erratum #74 ACPI/IORT: Fixup SMMUv3 resource size for Cavium ThunderX2 SMMUv3 model iommu/arm-smmu-v3, acpi: Add temporary Cavium SMMU-V3 IORT model number definitions iommu/io-pgtable-arm: Use dma_wmb() instead of wmb() when publishing table iommu/io-pgtable: depend on !GENERIC_ATOMIC64 when using COMPILE_TEST with LPAE iommu/arm-smmu-v3: Remove io-pgtable spinlock iommu/arm-smmu: Remove io-pgtable spinlock iommu/io-pgtable-arm-v7s: Support lockless operation iommu/io-pgtable-arm: Support lockless operation iommu/io-pgtable: Introduce explicit coherency iommu/io-pgtable-arm-v7s: Refactor split_blk_unmap ...
Showing
- Documentation/arm64/silicon-errata.txt 4 additions, 1 deletionDocumentation/arm64/silicon-errata.txt
- Documentation/devicetree/bindings/iommu/arm,smmu-v3.txt 12 additions, 0 deletionsDocumentation/devicetree/bindings/iommu/arm,smmu-v3.txt
- drivers/acpi/arm64/iort.c 63 additions, 20 deletionsdrivers/acpi/arm64/iort.c
- drivers/iommu/Kconfig 3 additions, 3 deletionsdrivers/iommu/Kconfig
- drivers/iommu/amd_iommu.c 292 additions, 166 deletionsdrivers/iommu/amd_iommu.c
- drivers/iommu/amd_iommu_init.c 35 additions, 9 deletionsdrivers/iommu/amd_iommu_init.c
- drivers/iommu/amd_iommu_types.h 3 additions, 0 deletionsdrivers/iommu/amd_iommu_types.h
- drivers/iommu/arm-smmu-v3.c 158 additions, 71 deletionsdrivers/iommu/arm-smmu-v3.c
- drivers/iommu/arm-smmu.c 33 additions, 31 deletionsdrivers/iommu/arm-smmu.c
- drivers/iommu/dma-iommu.c 1 addition, 1 deletiondrivers/iommu/dma-iommu.c
- drivers/iommu/intel-iommu.c 5 additions, 21 deletionsdrivers/iommu/intel-iommu.c
- drivers/iommu/intel-svm.c 30 additions, 0 deletionsdrivers/iommu/intel-svm.c
- drivers/iommu/intel_irq_remapping.c 2 additions, 2 deletionsdrivers/iommu/intel_irq_remapping.c
- drivers/iommu/io-pgtable-arm-v7s.c 119 additions, 64 deletionsdrivers/iommu/io-pgtable-arm-v7s.c
- drivers/iommu/io-pgtable-arm.c 128 additions, 61 deletionsdrivers/iommu/io-pgtable-arm.c
- drivers/iommu/io-pgtable.h 6 additions, 0 deletionsdrivers/iommu/io-pgtable.h
- drivers/iommu/iommu.c 5 additions, 12 deletionsdrivers/iommu/iommu.c
- drivers/iommu/iova.c 12 additions, 18 deletionsdrivers/iommu/iova.c
- drivers/iommu/ipmmu-vmsa.c 296 additions, 57 deletionsdrivers/iommu/ipmmu-vmsa.c
- drivers/iommu/omap-iommu.c 1 addition, 1 deletiondrivers/iommu/omap-iommu.c
Loading
Please register or sign in to comment