Skip to content
Snippets Groups Projects
Select Git revision
  • 335e3713afb87b72c3e4740e5775355648806b32
  • master default
  • b4/phy-realtek-clock-fix
  • b4/rk3576-rock4d-phy-timings
  • b4/dw-wdt-fix-initial-timeout
  • radxa-v6.1-vendor-kernel
  • b4/fusb302-race-condition-fix
  • b4/rk3576-rock4d-phy-handling-fixes
  • b4/rk3588-evb1-hdmi-rx
  • b4/rk3576-fix-fspi-pmdomain
  • b4/usbc-for-rock5bp
  • b4/rock5bp-for-upstream
  • rockchip-devel
  • rk3588-test
  • rk3588-test-vendor-cam
  • lf-6.6.y_6.6.23-2.0.0_var01-panfrost
  • rk3588-linked-clk-gate-for-upstream
  • rk3588-gpu-pwr-domain-for-upstream
  • rk3588-rock5b-usbc-for-upstream
  • rk3588-evb1-for-upstream
  • imx95-upstream-with-vendor-display-stack
  • v5.17
  • v5.17-rc8
  • v5.17-rc7
  • v5.17-rc6
  • v5.17-rc5
  • v5.17-rc4
  • v5.17-rc3
  • v5.17-rc2
  • v5.17-rc1
  • v5.16
  • v5.16-rc8
  • v5.16-rc7
  • v5.16-rc6
  • v5.16-rc5
  • v5.16-rc4
  • v5.16-rc3
  • v5.16-rc2
  • v5.16-rc1
  • v5.15
  • v5.15-rc7
41 results

meson_vpp.h

Blame
  • meson_vpp.h 1.22 KiB
    /*
     * Copyright (C) 2016 BayLibre, SAS
     * Author: Neil Armstrong <narmstrong@baylibre.com>
     *
     * This program is free software; you can redistribute it and/or
     * modify it under the terms of the GNU General Public License as
     * published by the Free Software Foundation; either version 2 of the
     * License, or (at your option) any later version.
     *
     * This program is distributed in the hope that it will be useful, but
     * WITHOUT ANY WARRANTY; without even the implied warranty of
     * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
     * General Public License for more details.
     *
     * You should have received a copy of the GNU General Public License
     * along with this program; if not, see <http://www.gnu.org/licenses/>.
     */
    
    /* Video Post Process */
    
    #ifndef __MESON_VPP_H
    #define __MESON_VPP_H
    
    /* Mux VIU/VPP to ENCI */
    #define MESON_VIU_VPP_MUX_ENCI	0x5
    /* Mux VIU/VPP to ENCP */
    #define MESON_VIU_VPP_MUX_ENCP	0xA
    
    void meson_vpp_setup_mux(struct meson_drm *priv, unsigned int mux);
    
    void meson_vpp_setup_interlace_vscaler_osd1(struct meson_drm *priv,
    					    struct drm_rect *input);
    void meson_vpp_disable_interlace_vscaler_osd1(struct meson_drm *priv);
    
    void meson_vpp_init(struct meson_drm *priv);
    
    #endif /* __MESON_VPP_H */