- May 15, 2015
-
-
Tim Harvey authored
If the SPL is to be used for Falcon mode then we need to make sure it configures basic GPIO (iomux, padconf, and default output levels). Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Now that uart and i2c setup functions have been moved to common.c we can use these and remove code duplication. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Avoid requiring board-model and probe pmic by its i2c address. This is in preparation for being able to call pmic_setup() from SPL and not need board type. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Move the code that disables the GSC boot watchdog into gsc.c Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Move shared functions used by both SPL and U-Boot to common.c: - setup_iomux_uart() and uart pad config - gpio pad config In the process also moved the following to common.c in preparation for calling it from the SPL: - split i2c setup into a shared function - move pmic init to setup_pmic() function to call directly from power_init_board() - split gpio setup into early (iomux and default pin config) and late (output configuration based on env) Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
PCI enumeration occurs early, before we fully configure our GPIO's. Make sure we steer the MSATA/PCI mux to PCI in board_init to ensure PCI is selected before enumeration. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
The re-assignment of pcie_rst gpio for GW522x needs to occur earlier, before the PCI subsystem calls the toggle funciton. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
mxc_serial supports DM so lets use it. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Prior to using a gpio a call to gpio_request() should be called to register it with the gpio subsystem. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Display what device the SPL will fetch uboot.img from Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
This fixes a regression caused by e25fbe3f (gw_ventana: Move the DCD settings to spl code) The clock gating must be setup prior to calling arch_cpu_init(). Without this booting to SD (directly via eFuse or via bmode) will hang. Cc: Fabio Estevam <fabio.estevam@freescale.com> Signed-off-by:
Tim Harvey <tharvey@gateworks.com> Reviewed-by:
Fabio Estevam <fabio.estevam@freescale.com>
-
- Apr 22, 2015
-
-
Pushpal Sidhu authored
This commit combines catching missing memory and calibration data into one if() block. It further prints pertinent information in determining why the failure occurred. Signed-off-by:
Pushpal Sidhu <psidhu@gateworks.com> Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Pushpal Sidhu authored
Add memory configuration for an IMX6SDL + 1GB density DRAM. Signed-off-by:
Pushpal Sidhu <psidhu@gateworks.com> Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
The initial revision of the GW551x does not connect enough signals between the HDMI receiver and the IMX6 CSI for 16bit capture mode necessary for yuv422smp capture. Future revisions will, but for the initial rev force it to yuv422bt656 mode which requires an 8bit video data bus. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
The HDMI receiver used on the GW54xx and GW551x has a 16bit video data bus interconnect between it and the IMX6 CSI. This can be used in two different modes, each having advantages and disadvantages. Allow the hdmiinfmt env var to specify which format is desired (yuv422smp or yuv422bt656). Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Pushpal Sidhu authored
The GW522x is functionally the same as a GW52xx except for PCIE_RST# GPIO. Add a DT fixup to change this gpio upon bootup. Signed-off-by:
Pushpal Sidhu <psidhu@gateworks.com> Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
This adds information about the Gateworks System Controller to the gsc command such as the firmware version, firmware CRC and status of the GSC watchdog (if its enabled and if its tripped). Additionally the 'gsc wd' command can be used to enable or disable the watchdog with the following usage: gsc wd enable [30|60] gsc wd disable Note that the GSC registers are battery-backed by the GSC coincell so once eanbled, they remain enabled across power-cycles or until either the GSC firmware has been updated or FLASH has been re-programmed by the Gateworks JTAG adapter. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Configure kernel device-tree for display from env var. This is useful to specify the display present when the device-tree supports multiple non-detectable display configurations. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Add LVDS support for two LVDS LCD displays: DLC-700JMGT4 - 7" 1024x600 DLC-800FIGT3 - 8" 1024x768 Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Certain older kernels in use by some customers erroneously define a uart3 for GW54xx with a pinmux that conflicts with NAND. This will remove that node to avoid such conflicts. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
The calibration data for dual 2Gb density chips can be used for a single 2Gb density chip. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Updated 16bit DDR calibration using values obtained from running the i.MX6 DDR Stress Test tool over a set of boards over full operationg temperature. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
The GW551x-A revision does not have the CSI0_DATA_EN pin connected, therefore we need to make sure that signal is not muxed to the CSI_DATA_EN signal internally and do so by steering it to the unused GPIO5_IO20. We do this so that the kernel device-tree can properly define the signal for RevB and beyond boards that do have this hooked up properly and require it. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Add a new voltage rail added in various -C revision PCB's. Additionally make VDD_CORE, VDD_SOC, and VDD_IO2 common as all Ventana boards have those. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Certain OS bootscripts need to know how much memory a board has to adjust kernel parameters (namely Android). This allows those boards to determine mem size in MB. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
The min/max of each depends not only on board but on CPU. Simplify by removing this rarely needed and difficult to maintain feature and just display the rails and their values. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
The GW551x is a small form factor board based on the IMX6 SoC that includes: * up to 512MB DDR3 memory * up to 2GB NAND flash * 1x miniPCIe socket (with USB) * HDMI out (micro-HDMI) * HDMI in (micro-HDMI) * TTL level I/O (supported by GW16111 breakout board): * I2C * 2x UART * CAN * 2x DIO (GPIO/PWM) * USB OTG Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
A board level errata causes the IMX6 watchdog to be unstable on the GW51xx RevA and RevB boards which can cause the watchdog to trip extremely early (under 5seconds) under certain operating conditions. Disable the watchdog node in the device-tree to work around this issue. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
The IMX6 Datasheets specifies that when the IMX6 LDO is enabled (internal Anatop LDO's for VDD_ARM, VDD_SOC, and VDD_xPU) you need to provide 1350mV on VDD_ARM_IN and VDD_SOC_IN for IMX6Q@1GHz (Automotive) and 1275mV for IMX6DL@800MHz (Industrial). While we are still about 50mV shy on the IMX6Q operating at 1GHz we set it to the max we can and leave it up to the kernel to implement a regulator driver for the LTC3676 and put the LDO's in bypass mode which allows us to drop the voltages by 125mV respectively. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Enable fast-exit precharge mode necessary for some DDR3 devices being used on Ventana boards. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
The GW52xx has a MUX that can direct front-panel USB OTG to one of the miniPCIe sockets (for use with a cellular modem for example). Use hwconfig to steer this. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Gateworks Ventana boards don't all use IMX6 FEC, so lets define default ethprime based off the first detected device. Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
Tim Harvey authored
Signed-off-by:
Tim Harvey <tharvey@gateworks.com>
-
- Dec 19, 2014
-
-
Stefan Roese authored
Otherwise NAND booting is likely to fail. Since this disables the NAND related clocks and SPL can't load the main U-Boot from NAND. This problem was introduced with this patch: e25fbe3f (gw_ventana: Move the DCD settings to spl code) Signed-off-by:
Stefan Roese <sr@denx.de> Cc: Fabio Estevam <fabio.estevam@freescale.com> Cc: Tim Harvey <tharvey@gateworks.com> Cc: Stefano Babic <sbabic@denx.de> Reviewed-by:
Fabio Estevam <fabio.estevam@freescale.com>
-
- Nov 24, 2014
-
-
Fabio Estevam authored
gw_ventana can boot from SPI or NAND and both of these interfaces boot from the same 0x400 offset. This means that we could simplify the code and replace the custom gw_ventana.cfg with the generic spl_sd.cfg, as it provides the same boot offset of 0x400. Cc: Tim Harvey <tharvey@gateworks.com> Signed-off-by:
Fabio Estevam <fabio.estevam@freescale.com>
-