Skip to content
Snippets Groups Projects
Commit f95bd9e5 authored by Sebastian Reichel's avatar Sebastian Reichel Committed by Sebastian Reichel
Browse files

[DEBUG] arm64: dts: rockchip: rock5bp: enable vsync debug gpio


Enable vsync GPIOs for the second camera/display.
On a Rock 5B+ this means:

Pin  1 = 3.3V
Pin  3 = ISP0 frame start
Pin  5 = ISP0 frame end
Pin  7 = VP0 vsync
Pin  9 = GND
Pin 11 = ISP1 frame start
Pin 13 = ISP1 frame end
Pin 15 = VP1 vsync

Signed-off-by: default avatarSebastian Reichel <sebastian.reichel@collabora.com>
parent 72fe4ce3
No related branches found
No related tags found
No related merge requests found
Pipeline #135121 passed
......@@ -106,6 +106,9 @@ mipi4_csi2_output: endpoint@0 {
};
&rkcif {
/* pin 11 and 13 on the pin header */
isp1-frame-start-notify-gpios = <&gpio3 RK_PC1 GPIO_ACTIVE_HIGH>; /* pin 11 on pin header */
isp1-frame-end-notify-gpios = <&gpio3 RK_PB7 GPIO_ACTIVE_HIGH>; /* pin 13 on pin header */
status = "okay";
};
......@@ -154,3 +157,7 @@ isp1_vir1: endpoint@0 {
};
};
};
&vp1 {
vsync-notify-gpios = <&gpio3 RK_PC0 GPIO_ACTIVE_HIGH>; /* pin 15 on pin header */
};
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment